## Electronic Iris Control IC

## Description

The CXD2401R is an IC which performs electronic iris control by applying a CCD electronic shutter.

## Features

- Electronic iris control drive
- Generates system clocks in response to the CXA1390AR series
- Generates timing pulses to drive the 510 H system CCD image sensor
- H driver for CCD (5V direct drive for Type $1 / 3 \mathrm{CCD}$ )



## Applications

CCD monitoring cameras

## Structure

Silicon gate CMOS IC

## Applicable CCD Image Sensors

510H system SONY CCD

- ICX054BK (Type 1/3 NTSC CCD)
- ICX055BK (Type 1/3 PAL CCD)

都


## Recommended Operating Conditions

$\begin{array}{llcr}\text { - Supply voltage } & \text { VDD } & 4.75 \text { to } 5.25 & \text { V } \\ \text { - Operating temperature } & \text { Topr } & -20 \text { to }+75 & { }^{\circ} \mathrm{C}\end{array}$

## Absolute Maximum Ratings

- Supply voltage

VdD
VI Vss -0.5 to Vdd +0.5 V

- Output voltage Vo Vss -0.5 to Vdd +0.5 V
- Operating temperature Topr $\quad-20$ to $+75 \quad{ }^{\circ} \mathrm{C}$
- Storage temperature Tstg -55 to $+150 \quad{ }^{\circ} \mathrm{C}$


## Pin Configuration



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Description

| Pin <br> No. | Symbol | I/O |  |
| :---: | :--- | :---: | :--- |
| 1 | OSCI | I | Inverter input for oscillation. (NTSC: 1820fH, PAL: 1816fH) |
| 2 | OSCO | O | Inverter output for oscillation. (NTSC: 1820fH, PAL: 1816fH) |
| 3 | CK | I | Input for main clock in IC. (NTSC: 1820fH, PAL: 1816fH) |
| 4 | TEST | I | IC test input. Fixed at GND in normal operation. (With pull-down resistor) |
| 5 | CL | O | CK/2 clock output. NTSC: 910fH = 4fsc, PAL: 908fH |
| 6 | Vss1 | - | GND |
| 7 | VD | I | Vertical sync signal input. |
| 8 | HD | I | Horizontal sync signal input. |
| 9 | VDD1 | - | 5V power supply. |
| 10 | CLP4 | O | Clamping pulse for CCD dummy output. |
| 11 | CLP1 | O | Clamping pulse for CCD optical black. |
| 12 | PBLK | O | Cleaning pulse for vertical/horizontal blanking. |
| 13 | ID | O | Vertical direction line identification signal. |
| 14 | BFG | O | Burst flag gate pulse. |
| 15 | CLP2 | O | Clamping pulse in horizontal blanking. |
| 16 | VDD2 | - | 5V power supply. |
| 17 | XSHD | O | CCD data level sample-and-hold pulse output. |
| 18 | Vss2 | - | GND |
| 19 | XSHP | O | CCD precharge level sample-and-hold pulse output. |
| 20 | XSP1 | O | Color separation sample-and-hold pulse output. |
| 21 | XSP2 | O | Color separation sample-and-hold pulse output. |
| 22 | XDL1 | O | Clock output for CCD DL (Delay Line). |
| 23 | XDL2 | O | Clock output for CCD DL (Delay Line). |
| 24 | XV2 | O | CCD vertical clock output. |
| 25 | XV1 | O | CCD vertical clock output. |
| 26 | XSG1 | O | Clock output for CCD sensor readout. |
| 27 | XV3 | O | CCD vertical clock output. |
| 28 | XSG2 | O | Clock output for CCD sensor readout. |
| 29 | XV4 | O | CCD vertical clock output. |
| 30 | XSUB | O | Clock output for CCD electronic shutter. |
| 31 | Vss3 | - | GND |
| 32 | H1 | O | CCD horizontal clock output. |
| 33 | H2 | O | CCD horizontal clock output. |
| 34 | RG | O | CCD reset gate pulse output. |


| Pin No. | Symbol | I/O | Description |
| :---: | :---: | :---: | :---: |
| 35 | VDD3 | - | 5 V power supply. |
| 36 | GM | 1 | Used for GND connection. |
| 37 | Vss4 | - | GND |
| 38 | SPUPV | 1 | When set in electronic iris mode: Shutter speedup reference voltage input When set in serial mode of electronic shutter: Strobe input |
| 39 | IRIN | 1 | When set in electronic iris mode: Iris signal input When set in serial mode of electronic shutter: Clock input |
| 40 | SPDNV | 1 | When set in electronic iris mode: Shutter speed-down reference voltage input When set in serial mode of electronic shutter: Data input |
| 41 | Vreg | - | Current source for comparator. Connected to 5 V power supply via $33 \mathrm{k} \Omega$ resistor. |
| 42 | Vdd4 | - | 5 V power supply. |
| 43 | ENB | 1 | Generation/halt switching of electronic shutter pulse (Pin 30). (With pull-up resistor) |
| 44 | IRENB | 1 | Electronic iris/electronic shutter switching. (With pull-up resistor) |
| 45 | PS | 1 | Parallel/serial input switching of electronic shutter speed data. (With pull-up resistor) |
| 46 | LIMIT1 | 1 | Selecting limit value of max. shutter speed. (With pull-down resistor) |
| 47 | LIMIT2 | 1 | Selecting limit value of max. shutter speed. (With pull-down resistor) |
| 48 | NTSC | 1 | NTSC/PAL switching. (With pull-down resistor) |

## Electrical Characteristics

DC Characteristics
(Within recommended operating range)

| Item | Pin No. | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage 1 | 9, 16, 35, 42 | Vdo |  | 4.75 | 5.0 | 5.25 | V |
| Input voltage 1 | 38,40 (Electronic iris mode) | Vin1 |  | 1.9 |  | VdD | V |
| Input voltage 2 | 39 (Electronic iris mode) | Vin2 |  | Vss |  | Vdd | V |
| Input voltage 3* | $4,7,8,36,38,39,40,43$, 44, 45, 46, 47, 48 (Pins 38, 39 and 40 are when set in electronic shutter mode) | Vін3 |  | 0.7Vdd |  |  | V |
|  |  | Vıı3 |  |  |  | 0.3VDD | v |
| Output voltage 1 | 5, 10, 11 | Vor1 | Іон $=-4 \mathrm{~mA}$ | VdD-0.8 |  |  | V |
|  |  | Vol1 | $\mathrm{loL}=8 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 2 | $\begin{aligned} & 15,17,19,20,21, \\ & 22,23,34 \end{aligned}$ | Vон2 | $\mathrm{IOH}=-8 \mathrm{~mA}$ | Vdo - 0.8 |  |  | V |
|  |  | Vot2 | $\mathrm{loL}=8 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 3 | 32, 33 | Vон3 | Іон $=-20 \mathrm{~mA}$ | Vdd-0.8 |  |  | V |
|  |  | Vol3 | $\mathrm{loL}=20 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output voltage 4 | $\begin{aligned} & 12,13,14,24,25, \\ & 26,27,28,29,30 \end{aligned}$ | Vон4 | ІОН $=-2 \mathrm{~mA}$ | VdD - 0.8 |  |  | V |
|  |  | Vol4 | $\mathrm{loL}=4 \mathrm{~mA}$ |  |  | 0.4 | V |
| Pull-up resistance value | 43, 44, 45 | Rpu | $\mathrm{VIL}=0 \mathrm{~V}$ | 25 | 50 | 75 | $\mathrm{k} \Omega$ |
| Pull-down resistance value | 4, 36, 46, 47, 48 | Rpd | $\mathrm{V} / \mathrm{H}=\mathrm{V}_{\text {d }}$ | 25 | 50 | 75 | $\mathrm{k} \Omega$ |

* Pins 7 and 8 do not have a protective diode at the power supply side.

Comparator Characteristics
(Within recommended operating range)

| Item |  | Pin No. | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input offset voltage |  | $\begin{aligned} & 38,39, \\ & 40 \end{aligned}$ | Vos |  |  | 1.1 | 50 | mV |
| Response time | Rise |  | tpd + | Response time when a step input of 100 mV amplitude/ 5 mV overdrive is applied. |  | 140 |  | ns |
|  | Fall |  | tpd - |  |  | 190 |  | ns |
| Current consumption |  |  | IdD |  |  | 98 | 140 | $\mu \mathrm{A}$ |
| In-phase input voltage range |  |  | VICR |  | 1.9 to 5 |  |  | V |
| Indefinite region |  |  | Vf |  |  |  | $\pm 10$ | mW |

Bias current source for comparator. Pin No.: 41. Connected to power supply via $33 \mathrm{k} \Omega$ resistor.

Note) 1. Input offset voltage and indefinite region Input offset voltage and indefintie region are existed in the comparator which builds in this IC as shown right figure. Note that this when designing external circuit.
2. Pins 40 and 38 for electronic iris mode Use it in this state of Pin 40 (SPDNV) > Pin 38 (SPUPV).
 GND

Oscillating Inverter I/O Characteristics
(Within recommended operating range)

| Item | Pin No. | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical Vth | 1 | LVth |  |  | Vdd/2 |  | V |
| Input voltage |  | VIH |  | 0.7Vdd |  |  | V |
|  |  | VIL |  |  |  | 0.3Vdd | V |
| Output voltage | 2 | Voh | $\mathrm{IOH}=-12 \mathrm{~mA}$ | Vdd/2 |  |  | V |
|  |  | Vol | $\mathrm{IOL}=12 \mathrm{~mA}$ |  |  | Vdd/2 | V |
| Feedback resistor | 1 to 2 | RFE | VIN = Vdd or Vss | 250k | 1M | 2.5M | $\Omega$ |
| Oscillator frequency |  | f |  | 20 |  | 30 | MHz |

Duty Control Inverter Input Characteristics
(Within recommended operating range)

| Item | Pin No. | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical Vth | 3 | LVth |  |  | Vdd/2 |  | V |
| Input voltage |  | VIH |  | 0.7 Vdd |  |  | V |
|  |  | VIL |  |  |  | 0.3VDD | V |
| Input amplification |  | VIN | fmax $=50 \mathrm{MHz}$ sine wave | 0.5 |  |  | Vpp |
| Feedback resistor |  | RFE | Vin = Vdd or Vss | 250k | 1M | 2.5 M | $\Omega$ |

Note) The input voltage is the input voltage characteristics for an external direct power input, and input amplification is the input amplification characteristics for input through capacitor.

## Electrical Characteristics

## AC Characteristics

1) AC characteristics among serial communication clocks (SPDNV (ED2), IRIN (ED1), SPUPV (ED0))

(Within recommended operating range)

| Symbol | Definition | Min. | Typ. | Max. |
| :---: | :--- | :--- | :--- | :--- |
| ts2 | SPDNV (ED2) set-up time, activated by the rising edge of IRIN (ED1) | 20 ns |  |  |
| th2 | SPDNV (ED2) hold time, activated by the rising edge of IRIN (ED1) | 20 ns |  |  |
| ts1 | IRIN (ED1) rising set-up time, activated by the rising edge of SPUPV <br> (ED0) | 20 ns |  |  |
| tw0 | SPUPV (ED0) pulse width | 20 ns |  | $50 \mu \mathrm{~s}$ |
| ts0 | SPUPV (ED0) rising set-up time, activated by the rising edge of IRIN <br> (ED1) | 20 ns |  |  |

2) Microcomputer communication clock $\rightarrow$ IC take-in characteristics


Note) During the 1 H period for generating XSG1, the phase against AVD differs according to each mode. Please always maintain the SEN logic level at High for "the 1H period when XSG1 varies."
3) HD/VD take-in characteristics

(Within recommended operating range, Load capacity of $\mathrm{CL}=30 \mathrm{pF}$ )

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| ts4 | HD/VD set-up time, activated by CL | 5 |  |  | ns |
| th4 | HD/VD hold time, activated by CL | 7 |  |  | ns |

4) Phase discrimination characteristics by VD/HD input


When the HD logic level is Low tpd2 after VD falls, the phase is discriminated as an ODD field (NTSC).


When the HD logic level is High tpd2 after VD falls, the phase is discriminated as an EVEN field (NTSC).
(Within recommended operating range)

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpd2 | Field discriminating clock phase, activated by the falling edge of VD | 700 |  | 1000 | ns |

5) Phase characteristics of H1, RG, XSHP, XSHD, XSP1, XSP2, XDL1, XDL2, and CL

(Within recommended operating range)
CK-duty $=$ within $50 \pm 4 \%$, Load capacity of $\mathrm{H} 1=150 \mathrm{pF}$, Load capacity of $\mathrm{CL}=30 \mathrm{pF}$, Load capacity of RG , XSHP, XSHD, XSP1, XSP2, XDL1, and XDL2 = 10pF

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| tck | CK cycle |  | 35 |  | ns |
| tpd3 | H1 falling delay, activated by the falling edge of CK | 16.22 | 29 | 56.9 | ns |
| tpd4 | H1 rising delay, activated by the rising edge of CK | 17.25 | 31 | 60.38 | ns |
| tpd5 | RG falling delay, activated by the falling edge of CK | 20.18 | 36 | 70.58 | ns |
| tpd6 | RG rising delay, activated by the rising edge of CK | 18.61 | 33 | 65.32 | ns |
| tpd7 | XSHP falling delay, activated by the rising edge of CK | 15.86 | 28 | 55.59 | ns |
| tpd8 | XSHP rising delay, activated by the falling edge of CK | 15.76 | 28 | 55.32 | ns |
| tpd9 | XSHD falling delay, activated by the falling edge of CK | 14.92 | 27 | 52.26 | ns |
| tpd10 | XSHD rising delay, activated by the rising edge of CK | 14.76 | 26 | 51.62 | ns |
| tpd11 | XSP1 falling delay, activated by the rising edge of CK | 15.79 | 26 | 51.74 | ns |
| tpd12 | XSP1 rising delay, activated by the rising edge of CK | 15.09 | 27 | 52.82 | ns |
| tpd13 | XSP2 falling delay, activated by the rising edge of CK | 15.29 | 27 | 53.54 | ns |
| tpd14 | XSP2 rising delay, activated by the rising edge of CK | 14.49 | 26 | 50.79 | ns |
| tpd15 | XDL1 rising delay, activated by the rising edge of CK | 15.05 | 27 | 52.67 | ns |
| tpd16 | XDL1 falling delay, activated by the falling edge of CK | 14.46 | 26 | 50.65 | ns |
| tpd17 | XDL2 rising delay, activated by the rising edge of CK | 14.92 | 27 | 52.47 | ns |
| tpd18 | XDL2 falling delay, activated by the falling edge of CK | 14.71 | 26 | 51.58 | ns |
| tpd19 | CL falling delay, activated by the falling edge of CK | 27 | 53.01 | ns |  |
| tpd20 | CL rising delay, activated by the falling edge of CK |  |  |  |  |

6) Waveform characteristics of H1 and RG


VDD $=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$, Load capacity of $\mathrm{H} 1=150 \mathrm{pF}$, Load capacity of $\mathrm{RG}=10 \mathrm{pF}$

| Symbol | Definition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| trH1 | H1 rise time |  | 7 |  | ns |
| tfH1 | H1 fall time |  | 7 |  | ns |
| trRG | RG rise time |  | 3 |  | ns |
| tfRG | RG fall time |  | 3 |  | ns |

## I/O Pin Capacitances

| Item | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Input pin capacitance | CIn |  |  | 9 | pF |
| Output pin capacitance | Cout |  |  | 11 | pF |
| I/O pin capacitance | Cl/o |  |  | 11 | pF |

## Description of Operation

The operations of the CXD2401R are described below.

| Control pin | Detailed description |
| :---: | :---: |
| $\begin{aligned} & \text { NTSC } \\ & \text { (Pin 48) } \end{aligned}$ | Low: The CXD2401R performs control drive in accordance with NTSC. In this case, the CXD2401R operates by assuming the signals input to Pin 7 (VD) and Pin 8 (HD) are NTSC sync signals. <br> High: The CXD2401R performs control drive in accordance with PAL. In this case, the CXD2401R operates by assuming the signals input to Pin 7 (VD) and Pin 8 (HD) are PAL sync signals. <br> Refer to the "Timing Chart" for the control drive pulse for either NTSC or PAL. |
| $\begin{gathered} \text { ENB } \\ (\text { Pin 43) } \end{gathered}$ | Low: Pin 30 (XSUB) is always High. That is, the electronic iris and electronic shutter to which XSUB pulses are applied suspend operation (electronic iris and electronic shutter OFF). High: Pin 30 (XSUB) outputs control pulses for the electronic iris and electronic shutter. (electronic iris and electronic shutter ON). |
| $\begin{aligned} & \text { IRENB } \\ & \text { (Pin 44) } \end{aligned}$ | Low: Realizes the electronic shutter control. High: Realizes the electronic iris control. <br> The control pins (SPUPV, IRIN, and SPDNV) are used in common for both electronic shutter control and electronic iris control. The operations of these pins differ depending on the state of IRENB pin. |
| $\begin{gathered} \text { PS } \\ (\text { Pin } 45) \end{gathered}$ | This pin is valid when the operation of electronic shutter is assigned (IRENB = Low). <br> Low: Electronic shutter speed can be controlled by inputting serial data into SPUPV, IRIN, and SPDNV pins. <br> High: Electronic shutter speed can be controlled by inputting parallel data into SPUPV, IRIN, and SPDNV pins. <br> Note) The PS pin is invalid when IRENB = High, and the CXD2401R does not accept data, whether PS is Low or High. |


| Control pin | Detailed description |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPUPV <br> (Pin 38) <br> IRIN <br> (Pin 39) <br> SPDNV <br> (Pin 40) | The operations of SPUPV, IRIN, and SPD of the electronic iris and electronic shutter <br> IRENB = Low: When the operation of ele <br> <Shutter speed calculation f | chV | ins diff opera ic shu gned <br> D5 <br> 1 a> Shu | er ac | essign | to the ribed <br> d <br> D1 <br> D2 <br> 1 <br> 1/n [ | mode below SPUP RIN SPDN | (IRENB control) for each case. <br> : Strobe input pin : Clock input pin : Data input pin $\square$ <br> LSB <br> D0 <br> 0 |
| Ld (decimal) | NTSC: NTSC $($ Pin 48$)=\mathrm{L}$ $\mathrm{n}=1 / \mathrm{m} \times 10^{6}$ m | Ld(decimal) |  |  |  | NT $=$ | (Pin m m | 48) $=\mathrm{H}$ |
| 255 to 248 | [261-\{(255-Ld) $\times 7+2\}] \times 63.56+31$ | 255 to 251 |  | $[311-\{(255-L d) \times 10+2\}] \times 64+30.77$ |  |  |  |  |
| 247 to 241 | $[261-\{(247-L d) \times 5+58\}] \times 63.56+31$ | 250 to 243 |  | $[311-\{(250-L d) \times 7+52\}] \times 64+30.77$ |  |  |  |  |
| 240 to 232 | [261-\{(240-Ld0 $\times 4+93\}] \times 63.56+31$ | 242 to 236 |  | $[311-\{(242-L d) \times 5+108\}] \times 64+30.77$ |  |  |  |  |
| 231 to 220 | [261-\{(231-Ld) $\times 3+129\}] \times 63.56+31$ | 235 to 227 |  | $[311-\{(235-L d) \times 4+143\}] \times 64+30.77$ |  |  |  |  |
| 219 to 202 | $[261-\{(219-L d) \times 2+165\}] \times 63.56+31$ | 226 to 215 |  | $[311-\{(226-L d) \times 3+179\}] \times 64+30.77$ |  |  |  |  |
| 201 to 151 | $[261-\{(201-L d) \times 1+201\}] \times 63.56+31$ | 214 to 197 |  | $[311-\{(214-L d) \times 2+215\}] \times 64+30.77$ |  |  |  |  |
| 150 to 114 | $[875-\{(150-$ Ld $) \times 11+253\}] \times 0.978+0.047$ | 196 to 146 |  | $[311-\{(196-L d) \times 1+251\}] \times 64+30.77$ |  |  |  |  |
| 113 to 107 | $[875-\{(113-L d) \times 5+660\}] \times 0.978+0.047$ | 145 to 109 |  | $[923-\{(145-L d) \times 11+303\}] \times 0.987+0.721$ |  |  |  |  |
| 106 to 98 | $[875-\{(106-L d) \times 4+695\}] \times 0.978+0.047$ | 108 to 102 |  | $[923-\{(108-L d) \times 5+710\}] \times 0.987+0.721$ |  |  |  |  |
| 97 to 86 | $[875-\{(97-L d) \times 3+731\}] \times 0.978+0.047$ | 101 to 93 |  | [ $923-\{(101-L d) \times 4+745\}] \times 0.987+0.721$ |  |  |  |  |
| 85 to 69 | $[875-\{(85-L d) \times 2+767\}] \times 0.978+0.047$ | 92 to 81 |  | $[923-\{(92-L d) \times 3+781\}] \times 0.987+0.721$ |  |  |  |  |
| 68 to 0 | $[875-\{(68-L d) \times 1+801\}] \times 0.978+0.047$ | 80 to 64 |  | $[923-\{(80-L d) \times 2+817\}] \times 0.987+0.721$ |  |  |  |  |
|  |  | 63 to 0 |  | $[923-\{(63-$ Ld $) \times 1+851\}] \times 0.987+0.721$ |  |  |  |  |


| Control pin | Detailed description |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IRENB = Low: When the operation of electronic shutter is assigned |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  | PS = High: When inputting parallel data is assigned |  |  |  |  |  |
|  | Shutter Speed Compatibility Chart |  |  |  |  |  |
|  | SPUPV | IRIN | SPDNV | Shutter | speed (s) |  |
|  | SPUPV | IRIN | SPDN | NTSC(Pin 48) $=$ L | NTSC(P | 48) $=\mathrm{H}$ |
|  | H | H | H | 1/100 |  |  |
|  | L | H | H | 1/250 |  |  |
|  | H | L | H | 1/500 |  |  |
|  | L | L | H | 1/1000 |  |  |
|  | H | H | L | 1/2000 |  | 00 |
|  | L | H | L | 1/5000 |  |  |
|  | H | L | L | 1/10000 |  | 000 |
|  | L | L | L | 1/100000 |  | 000 |
|  |  |  |  |  |  |  |
| SPUPV <br> (Pin 38) <br> IRIN <br> (Pin 39) <br> SPDNV <br> (40Pin) | IRENB = High: When the operation of electronic iris is assigned |  |  |  |  |  |
|  | CXD2401R |  |  |  |  |  |
|  | SPDNV |  |  |  |  |  |
|  | Comp 1 Truth Table |  |  | DECODE Truth Table |  |  |
|  | SPDNV | IRIN | Comp1 | Comp1 | Comp2 | Shutter Speed Cont |
|  | L | H | H | L | L | Shutter speed; Faster |
|  | H | L | L | L | H | Shutter speed; Hold |
|  | Comp 2 Truth Table |  |  | H | L | Shutter speed; Hold |
|  | IRIN | SPUPV | Comp2 | H | H | Shutter speed; Slower |
|  | L | H | L |  |  |  |
|  | H | L | H |  |  |  |
|  | In the electronic iris control operation, the electronic shutter speed is controlled according to the logic above. The variations of shutter speed by each control are the same as those shown in <Shutter speed calculation formula> for "electronic shutter; inputting serial data". |  |  |  |  |  |


| Control pin | Detailed description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LIMIT1 <br> (Pin 46) <br> LIMIT2 <br> (Pin 47) | LIMIT1 and LIMIT2 pins function only when IRENB = High (when the operation of electronic iris is assigned). <br> (Inputs from LIMIT1 and LIMIT2 are not accepted when IRENB = Low: when the operation of electronic shutter is assigned.) <br> Maximum Electronic Shutter Speed |  |  |  |  |
|  |  |  | Max. shutte | r speed (s) |  |
|  | Linti | Limit | NTSC (Pin 48) = L | NTSC (Pin 48) = H | Purpose |
|  | L | L | 1/200 | 1/200 | Reduces flickers caused by an indoor fluorescent lamp. |
|  | L | H | 1/2000 | 1/2000 | Intermediate mode between indoor and outdoor applications. |
|  | H | L | 1/20000 | 1/20000 | Reduces CCD smear outdoors. |
|  | H | H | 1/90000 | 1/100000 | Secures dynamic range of iris. |

Electronic iris control of the CXD2401R is realized by applying functions of the electronic shutter. The electronic shutter has a dynamic range from 1/60s when Pin 48 (NTSC) = Low or from 1/50s when Pin 48 (NTSC) = High up to the maximum shutter speed in the table above. Select one of the four dynamic ranges of the electronic iris, according to the application conditions of the CXD2401R. The dynamic range is also determined by also taking into consideration the influence of the electronic shutter on image quality, as shown in the table above.
NTSC Vertical Direction Timing Chart

PAL Vertical Direction Timing Chart

NTSC Horizontal Direction Timing Chart

PAL Horizontal Direction Timing Chart

Readout Timing Chart


HD
CK
Ј
ㅍ ㄲ 준

$\stackrel{\rightharpoonup}{0}$
$\underset{\sim}{0}$
XDL1
$\stackrel{\text { ¹ }}{\times}$
PAL High-speed Phase Timing Chart



HD
ソ
Ј
ㅍ N
$\Upsilon$
$\Upsilon$

XSP1
XSP2
XSP2
XDL1
XDL2

## Application Circuit



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

48PIN LQFP (PLASTIC)


NOTE: Dimension "*" does not include mold protrusion.
DETAIL A

| SONY CODE | LQFP-48P-L01 |
| :--- | :---: |
| EIAJ CODE | LQFP048-P-0707 |
| JEDEC CODE | - |


| PACKAGE MATERIAL | EPOXY RESIN |
| :--- | :--- |
| LEAD TREATMENT | SOLDER/PALLADIUMPLATING |
| LEAD MATERIAL | $42 /$ COPPER ALLOY |
| PACKAGE MASS | 0.2 g |

